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ABSTRACT High-gain DC/DC converters with high efficiency are needed in dc microgrid owed to the
low voltage of power sources, e.g., photovoltaic-cell and fuel-cell. This paper proposed a new high-gain
double-duty-triple-mode (DDTM) converter for dc-microgrid applications. The proposed DDTM converter
operates in three modes to achieve higher voltage gain without utilizing transformer, coupled inductor,
voltage multiplier, and multiple voltage lifting techniques, e.g., triple, quadruple voltage lift. The modes of
operation of the converter are controlled through three switches with two distinct duty ratios (double duty)
to achieve wide range duty ratio. The operating principle, voltage gain analysis, and efficiency analysis
of the proposed converter are discussed in detail and to show its benefits comparison is provided with the
existing high-gain converters. The boundary operating condition for continuous conductionmode (CCM) and
discontinuous conduction mode (DCM) is presented. The prototype of the proposed converters with 500-W
power is implemented in the laboratory and experimentally investigated, which validate the performance and
feasibility of the proposed converter. Due to double duty control, the proposed converter can be controlled
in different ways and the thorough discussion on controlling of the converter is provided as a future scope.
INDEX TERMS DC/DC, double duty, high gain converter, dc microgrid, transformer-less, triple mode, wide
duty range.
NOMENCLATURE
S1, S2, and S3 Active switches
RS1(ON ), RS2(ON ),
and RS3(ON )
On state resistance of switches
S1, S2, S3
P1 and P2 Input and output power
η Efficiency
PS1−SW , PS2−SW ,
and PS3−SW
Switching power loss of switches
S1, S2, S3
PS−SW Total switching power loss
tf−S1, tf−S2, tf−S3 Falling switching time for switches
S1, S2, S3
tr−S1, tr−S2, tr−S3, Rising switching time for switches
S1, S2, S3
The associate editor coordinating the review of this manuscript and
approving it for publication was Yijie Wang.
L1 and L2 Inductors
RL1 and RL2 Effective series resistance of induc-
tor L1 and L2. (RL1 = RL2 =
RL−ESR)
C1, C2, and C3 Capacitors
D, D1, and D2 Diodes
RF−D1, RF−D2 Forward resistance of diode
D1 and D2
VD1−TH and VD2−TH Threshold voltage of diode
D1 and D2
R Load
TS Time required for one switching
cycle.
fS Switching frequency
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d1 and d2 Duty ratio
αI1 and α
II
1 Magnetizing angle of Inductor L1
in mode I and II (CCM)
αI2 and α
II
2 Magnetizing angle of Inductor L2
in mode I and II (CCM)
βIII1 and β
III
2 Demagnetizing angle of Inductor
L1 and L2 in mode III (CCM)
δI1, δ
II
1 Magnetizing angle of Inductor L1
in mode I and II (DCM)
δI2, δ
II
2 Magnetizing angle of Inductor L2
in mode I and II (DCM)
γ III1 and γ
III
2 Demagnetizing angle of Inductor
L1 and L2 in mode III (DCM)
iL1 and iL2 Current through inductor L1 and L2
IL1 and IL2 Average current through inductor
L1 and L2
vL1 and vL2 Voltage across inductor L1 and L2
I (max1)L1 and I
(max2)
L1 Peak of current through inductor L1
in mode I and II
I (max1)L2 and I
(max2)
L2 Peak of current through inductor L2
in mode I and II
I (min)L1 and I
(min)
L2 Lower peak of current through
inductor L1 and L2
IL1 and IL2 Peak to peak current ripples of
inductor L1, L2
vC1 and vC2 Voltage across capacitor C1, C2
VC1 and VC2 Average voltage across capacitor
C1, C2
vD1 and vD2 Voltage across diodes D1, D2
VD1 and VD2 Average voltage across diodes
D1, D2
iS1, iS2, and iS3 Current through switches S1, S2, S3
vS1 and vS2 Voltage across switches S1, S2
vAB Voltage across AB junction
(diode D + switch S3)
v1 and v2 Input and output voltage (average
value of V1 and V2)
R1 Series resistance of input voltage
i1 and i2 Input and output current
I1 and I2 Average value of Input and output
current
vGS1, vGS2, and
vGS3
Voltage magnitude of gate pulse for
switches S1, S2, S3
I, II and III (in
superscript)
Defines the values in Mode I, II
and III
χB Boundary normalized inductor
time constant
χ Normalized inductor time constant
I. INTRODUCTION
Due to penetration of renewable energy sources, the power
converter configurations are gaining more attraction in DC
microgrid [1]. Owing to the low terminal voltage of power
sources e.g. photovoltaic-cell (PV cell) and fuel-cell, high
gain DC/DC converters with high efficiency are needed in DC
FIGURE 1. Typical blocks of 400V DC microgrid system using proposed
converter.
microgrid [2], [3]. Fig. 1 shows the typical block diagram of a
DC microgrid system where DC-DC converter and proposed
configurations are employed to uplift the low generated volt-
age (12-48V) to an adequate voltage level (200-400V) [4].
Practically, in present, the classical boost converter is not a
suitable solution to accomplish high step-up voltage gain due
to the effect of the series resistance of capacitor and induc-
tor, effective electromagnet interference (EMI), and high
rating components and semiconductor devices. Additionally,
the reverse recovery of the diode problem is arising when
the converter operates at a high duty ratio to achieve high
voltage gain [5], [6]. In literature, to overcome these issues,
several DC/DC converter configurations are recently pro-
posed with high gain, high efficiency, and small volume etc.,
e.g. [7], [8]. The isolated DC/DC converters e.g. push-pull,
half and full bridge, flyback, and forward converters are
proposed in that high voltage gain is achieved by adjusting
the turn of the transformer [8]–[11]. Nonetheless, due to the
leakage inductance of the transformer, these configurations
are suffered from high power dissipation and a high spike
in voltage across switches [4]. Therefore, to overcome these
issues, additional active clamping technique and snubber cir-
cuits are used [12], [13]. Nevertheless, high side driver and
additional control switches increase the cost of the circuitry.
Furthermore, transformer core saturation is the other problem
associated with isolated converters. In [14], the interleaved
converter technique is employed to achieve high gain, reduce
filter size, and high efficiency using a reduced number of con-
trol switches. Nevertheless, complexity and drive circuitry is
increased due to the parallel connection of several converters.
Moreover, high loss of energy, high voltage/current stress,
and complex switching control logic are other drawbacks
of this technique. Therefore, transformer-less DC/DC con-
verters can be a solution where galvanic isolation is not
necessary and to achieve high voltage gain, reduced size
and cost [15], [16]. The cascaded boost converters (CBC),
quadratic boost converter (QBC), switched capacitor and
switched inductor integration with classical converter,
36354 VOLUME 7, 2019
M. Sagar Bhaskar et al.: High Gain Transformer-Less DDTM DC/DC Converter for DC Microgrid
voltage multiplier are utilized to achieve higher voltage
gain [17]–[20]. However, a large number of reactive com-
ponents, semiconductor, switched capacitor and switched
inductors stages increase the complexity and price of
the converter. In cascaded configurations, it is notewor-
thy that the requirement of high rating components is
increased as the number of cascaded cells increases. More-
over, complex driver circuitry is required to control several
switches [16], [21]. In [22], switch voltage stress is reduced
by employing additional semiconductor devices and capac-
itor in a quadruple converter configuration. In [23], non-
isolated coupled inductors based converter is proposed to
achieve high efficiency and high voltage gain. Using this tech-
niques energy recovery leakage inductance, high efficiency,
high voltage, reduced switch stress is achieved by adjusting
the turns and coupling factor of coupled inductors. Neverthe-
less, the large time is required for diode reverse recovery due
to coupled inductor leakage inductance. Moreover, the com-
plexity, size, and price of the converter circuitry are increased
due to the utilization of coupled inductors. In coupled induc-
tor based converters, the high ripple in the input current is
a result of high turns ratio of coupled inductor. Therefore,
the stage of the input filter is needed to minimize current
ripples, which additionally increases the circuitry and cost of
the converter [24]. In [25], capacitor and diode circuitry i.e
similar to the switched capacitor is utilized to achieve higher
voltage gain with a minimum number of inductor and control
switches. In this technique, the capacitors perform similarly
to serially connected voltage sources. Later, in [26] active
network is combined with a switched capacitor with n cell
structure to increase the voltage gain. However, the use of
converter is restricted in practical application due to size,
low efficiency, high cost, and several components in each
cell. Moreover, complex control drive circuitry, additional
inductor and active control switch are the other drawbacks
of this configuration. Voltage-lift is another boosting tech-
nique in which the voltage gain is increased by utilizing the
structure of capacitors and inductors, the technique is well
presented in [27]. In this technique, inductors are serially
discharged with a charged capacitor to increase the voltage
at the output side. The main benefits of this structure are high
power density, simple structure, less cost, minimum control
switches (thus, simple control), small output voltage ripple,
and higher efficiency. In [28], three different converters are
proposed in that when switches are turned ON and OFF
inductors are charged and discharged in parallel and series,
respectively. Although using two switches and two inductors
along with additional capacitor and diodes, the voltage gain
is sufficiently high. In [29], the new non-isolated converter
is proposed to achieve high gain for microgrid application.
The voltage gain of this converter is adjusted by two duty
ratios. However, the voltage gain is limited even though using
three high voltage switches and two inductors. To increase the
voltage gain, the inductor structure is replaced with stages
of the switched inductor [30]. However, the voltage gain is
restricted due to the use of several inductors and diodes.
In this structure, the energy is transfer to load via multi-
ple loops which degrade the efficiency and performance.
Moreover, unequal inductances in the converter affect the
characteristics of the converter.
In this paper, a new high gain Transformer-less Double-
Duty-Triple-Mode (DDTM) converter is proposed for
DC microgrid application. The proposed configuration is
capable to provide high voltage gain with wide duty range
and reduced switch voltage stress. Moreover, the converter
is designed without using transformer, voltage multiplier,
and multiple switched capacitor and switched inductor. The
main benefits of the proposed configuration are flexibility in
selection of duty ratios, the operating range is increased due
to double duty ratio, and converter can be controlled in several
ways when the input side voltage is perturbed. Moreover,
the energy is transfer from input to output without using
multiple energy transfer loops which increases the efficiency
and performance. Wide duty range and high voltage gain
with higher efficiency make proposed converter promising
topology for DC microgrid applications.
The paper is organized as follows. Power circuitry of the
proposed converters is explained in section II. The steady
state analysis in CCM, DCM mode with boundary operating
condition is given in section II. The effect of non-ideality
of inductors and semiconductor devices on voltage gain
and efficiency of the proposed configurations is analyzed in
section III. The comparison of DDTM with existing convert-
ers is provided in section IV. The experimental investigation
results are provided in section V. The thorough discussion on
controlling of the converter is provided as a future scope in
section VI. Finally, the conclusion is provided in section VII.
FIGURE 2. Power circuitry of the double-duty-triple-mode converter.
II. DOUBLE-DUTY-TRIPLE-MODE (DDTM) CONVERTER
A. POWER CIRCUIT
The power circuit of DDTM converter is depicted in Fig. 2.
The power circuit is designed with the help of two
switches S1 and S2, one unidirectional current switch S3
(diode D is connected in series to make unidirectional), two
identical inductors L1 and L2, two capacitors C1 and C2, and
two diodes D1 and D2. The output voltage is taken across the
capacitor C2 and power is delivered to load (R). Based on the
operation, both inductors L1 and L2 considered as identical
inductors and have inductance L. Therefore, L = L1 = L2.
Ideal components and semiconductors devices are considered
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in order to explain the characteristics and operating principle.
Let’s consider, one switching cycle time period and switching
frequency for all the switches are TS and fS , respectively.
Switches S1 and S2 are controlled by the same gate pulse with
duty ratio d1 and the switch S3 is controlled by gate pulse
with duty ratio d2 with time delay d1TS . Using these pulses,
the converter is operates in three modes.
FIGURE 3. CCM characteristics waveforms of double duty triple mode
converter (DDTM converter).
B. CCM OPERATION AND ANALYSIS
The CCM operation of the converter is explained as follows,
Fig. 3 depicts the typical characteristics of DDTM con-
verter. Let’s consider αI1, α
II
1 and α
I
2, α
II
2 are the inductor
L1 and L2 magnetizing angles; where superscript is defines
the mode of operation (I and II) and subscript defines
the inductor. Also consider βIII1 and β
III
2 are the inductor
L1 and L2 demagnetizing angles in mode III. The typical
inductor current and voltage waveforms are shown in Fig. 4.
Due to same characteristics of inductor L1 and L2, the areas
covered by both inductor voltage waveforms are same.
In Fig. 4, A, B, and C are the areas under voltage waveform
of inductor L1 and L2 for modes I, II, and III, respectively.
1) MODE I [t0 TO t1]
Fig. 5(a) depicts the mode I equivalent power circuit of
DDTM converter in which switches S1 and S2 are turned ON
FIGURE 4. Typical voltage and current waveforms for inductor L1 and L2
in CCM.
FIGURE 5. Equivalent circuitry of DDTM converter. (a) Mode I, (b) Mode II,
(c) Mode III.
and the switch S3 is turned OFF. In this mode, induc-
tors L1 and L2 are magnetized by input voltage v1 through
switches S1 and S2, respectively. Also, capacitorC1 is charged
by the input voltage v1 through diode D1 and switch S1.
Throughout this mode, diodes D1 and D2 are forward biased
and reversed biased, respectively and the capacitor C2 is
discharged through load (R). The average inductor L1, L2 and
capacitor C1, C2 voltage and average input current can be
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expressed as follows,{
V IL = V IL1 = V IL2 = V1; V IC1 = V1; V IC2 = V2
I I1 = I IL1 + I IL2 + I IC1
(1)
The ‘‘I ’’ is expressed in the superscript for mode I. It is
noteworthy that the current waveform of inductors L1 and L2
is linearly increased with slope tan (αI1) and tan (α
I
2). More-
over, the magnetizing angle of inductors L1 and L2 current is
same and expressed as follows,⎧⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎩
αI1 = tan−1
(
I (Max1)L1 − I (Min)L1
d1Ts
)
= tan−1
(
L−11 V1
)
αI2 = tan−1
(
I (Max1)L2 − I (Min)L2
d1Ts
)
= tan−1
(
L−12 V1
)
we have L = L1 = L2, ∴ α = αI1 = αI2
(2)
2) MODE II [t1 TO t2]
Fig. 5(b) depicts the mode II equivalent power circuitry of
DDTM converter in which switches S1 and S2 are turned OFF
and the switch S3 is turned ON. In this mode, inductors L1
and L2 are magnetized in series by input voltage v1 through
switches S3. In this mode, diodes D1 and D2 are reversed
biased due to capacitor C1 and C2 voltages, respectively.
Throughout this mode, the capacitor C2 discharged through
load (R). The average inductor L1, L2 and capacitor C1, C2
voltage and average input current can be expressed as follows,⎧⎨
⎩V
II
L = V IIL1 = V IIL2 =
V1
2
; V IIC1 = V1; V IIC2 = V2
I IIL1 = I IIL2 = I II1
(3)
The ‘‘II’’ is expressed in the superscript for mode II. It is
noteworthy that the current waveform of inductors L1 and L2
is linearly increased with slope tan (αII1 ) and tan (α
II
2 ). More-
over, the magnetizing angle of L1 and L2 current is same and
expressed as follows,⎧⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎩
αII1 = tan−1
(
L−11 V1
2
)
= tan−1
(
I (Max2)L1 − I (Max1)L1
d2TS
)
αII2 = tan−1
(
L−12 V1
2
)
= tan−1
(
I (Max2)L2 − I (Max1)L2
d2TS
)
we have L1 = L2, ∴ αI = 2αII1 = 2αII2
(4)
3) MODE III [t2 TO t3]
Fig. 5(c) depicts the mode III equivalent power circuit of
DDTM converter in which all the switches S1, S2, and S3 are
turned OFF. In this mode, the series connection of input volt-
age v1, inductor L1 and L2, and capacitorC1 supplied power to
load (R) and also charges the capacitor C2. Hence, inductor
L1 and L2 are demagnetized and capacitor C1 is discharged
serially through load (R). Throughout this mode, diodes
D1 and D2 are reversed biased and forward biased, respec-
tively. The average inductor L1, L2 and capacitor C1, C2
voltage and average input current can be expressed as follows,⎧⎨
⎩V
III
L = V IIIL1 = V IIIL2 =
V1 − V2 + VC1
2
= 2V1 − V2
2
V IIIC1 = V1; V IIIC2 = V2, I III1 = I IIIL = I IIIL1 = I IIIL2
(5)
The ‘‘III’’ is expressed in the superscript for mode III. It is
noteworthy that the current waveform of inductors L1 and L2
is linearly decreased with slope tan (βIII1 ) and tan (β
III
2 ).
Moreover, the demagnetizing angle of L1 and L2 current is
same and expressed as follows,⎧⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎩
βIII1 = tan−1
(
V1 − V22
L1
)
= tan−1
(
I (Min)L1 − I (Max2)L1
1 − d1TS − d2TS
)
βIII2 = tan−1
(
V1 − V22
L2
)
= tan−1
(
I (Min)L2 − I (Max2)L2
1 − d1TS − d2TS
)
we have L1 = L2, β = βII1 = βII2
(6)
From Fig. 4, the area covered by the inductor L
(i.e L1 and L2) voltage waveform in Mode I, II, III are relates
as follows,⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
d1TS∫
0
V ILdt
︸ ︷︷ ︸
A
+
d2TS∫
0
V IIL dt
︸ ︷︷ ︸
B
+
(1−d1−d2)TS∫
0
V IIIL dt
︸ ︷︷ ︸
C
= 0 (7)
By substituting (1), (3), and (5) in (7), the voltage gain for
CCM is obtained as follows{
GCCM = V2V1 =
2 − d2
1 − d1 − d2 (8)
The plot of voltage gain versus duty ratio d1 and d2 is
shown in Fig. 6. It is noteworthy that the proposed converter
gives high voltage gain by selecting appropriate duty ratios
d1 and d2. The region is shaded in which the proposed DDTM
converter provides a voltage gain in the range 10 to 20.
Further to explain Fig. 6, the effects of each duty ratio d1
and d2 on voltage gain are shown in Fig. 7(a) and 7(b). It is
noteworthy that Fig. 6 is a combined version of Fig. 7(a) and
Fig. 7(b). In Fig. 7(a), the plot of voltage gain in CCM versus
duty ratio d1 is given by considering the different values for
the duty ratio d2. It is observed that in each case the voltage
gain is increased if duty ratio d2 is constant and duty ratio d1
is increased.When addition of duty ratios d1 and d2 i.e d1+d2
is constant in between 0 to 1, it is observed that the voltage
gain is increased if duty ratio d2 is decreased (The example is
shown in Fig. 7(a) for d1 + d2 = 0.8 and d1 + d2 = 0.9).
In Fig. 7(b), the plot of voltage gain in CCM versus duty
ratio d2 is given with considering the different values for the
duty ratio d1. It is observed that in each case the voltage gain
is increased if duty ratio d1 is constant and duty ratio d2 is
increased. When addition of d1 and d2 i.e d1 + d2 is constant
in between 0 to 1, it is observed that the gain is decreased if
duty ratio d1 is decreased (The example is shown in Fig. 7(b)
for d1 + d2 = 0.8 and d1 + d2 = 0.9).
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FIGURE 6. Plot of voltage gain in CCM versus duty ratio d1 and d2.
FIGURE 7. Effect of duty ratios on voltage gain (a)voltage gain versus
duty ratio d1 by considering the different values for duty ratio d2,
(b) voltage gain versus duty ratio d2 by considering the different values
for duty ratio d1.
C. DCM OPERATION AND ANALYSIS
The DDTM converter DCM operation is divided in four
modes. Fig. 8 depicts the typical DCM characteristics of
DDTM converter. Let’s consider δI1, δ
II
1 and δ
I
2, δ
II
2 are the
inductor L1 and L2 magnetizing angles; where superscript
is defines the mode of operation (I and II) and subscript
defines the inductor. Also consider γ III1 , γ
III
2 are the inductor
FIGURE 8. DCM characteristics waveforms of double-duty-triple-mode
converter (DDTM converter).
FIGURE 9. Typical voltage and current waveforms for inductor L1 and L2
in DCM.
L1 and L2 demagnetizing angles in mode III. The typical
inductor current and voltage waveforms in DCM are shown
in Fig. 9. Due to same characteristics of inductor L1 and L2,
the areas covered by both inductors voltage waveforms are
same. In Fig. 9, M, N, O and P are the areas under voltage
waveform of inductor L1 and L2 for modes I, II, III, and IV,
respectively. The DCM operation of the DDTM converter is
explained as follows,
36358 VOLUME 7, 2019
M. Sagar Bhaskar et al.: High Gain Transformer-Less DDTM DC/DC Converter for DC Microgrid
1) MODE I [t0 TO t1]
The equivalent circuit is same as mode I of CCM (Fig. 5(a)).
In this mode, switches S1 and S2 are turned ON and the
switch S3 is turned OFF. For this mode, the maximum ampli-
tude of current through inductor L1 and L2 can be expressed
as follows,⎧⎪⎪⎪⎨
⎪⎪⎪⎩
I (max1)L1 = L−11 V1d1TS = d1TS tan(δI1)
IL2(max1) = L−12 V1d1TS = d1TS tan(δI2)
we know L = L1 = L2, δI = δI1 = δI2
∴ IL(max1) = IL1(max1) = IL2(max1)
(9)
2) MODE II [t1 TO t2]
The equivalent circuit is same as mode II of CCM (Fig. 5(b)).
In this mode, switches S1 and S2 are turned OFF and the
switch S3 is turned ON. For this mode, the maximum ampli-
tude of current through inductor L1 and L2 can be expressed
as follows,⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
I (Max2)L1
⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
= IL1(Max1) +
(
L−11 V1
2
)
d2TS
=
(
L−11 V1
)(d2
2
+ d1
)
TS
= d1TS tan(δI1) + d2TS tan(δII1 )
I (Max2)L2
⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
= IL2(Max1) +
(
L−12 V1
2
)
d2TS
=
(
L−12 V1
)(d2
2
+ d1
)
TS
= d1TS tan(δI2) + d2TS tan(δII2 )
we know L = L1 = L2, ⇒ 2δII1 = 2δII2 = δI1 = δI2
∴ I (Max2)L = I (Max2)L1 = I (Max2)L2
(10)
3) MODE III [t2 TO t3]
The equivalent circuit is same as mode III of CCM (Fig. 5(c)).
In this mode, all the switches S1, S2 and S3 are turned OFF
and at the end of this mode (at t = t3), the inductor L1 and L2
currents reached to zero. For this mode, the maximum ampli-
tude of current through inductor L1 and L2 can be expressed
as follows,⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
I (Max2)L1
⎧⎪⎨
⎪⎩
= (VC2 − VC1 − V1)
2
L−11 d3TS
= (V2 − 2V1)
2
L−11 d3TS = d3TS (γ III1 )
I (Max2)L2
⎧⎪⎨
⎪⎩
= (VC2 − VC1 − V1)
2
L−12 d3TS
= (V2 − 2V1)
2
L−12 d3TS = d3TS (γ III2 )
we know L = L1 = L2, ⇒ γ III1 = γ III2
∴ I (Max2)L = I (Max2)L1 = I (Max2)L2
(11)
4) MODE IV [t3 TO tS]
In this mode, all the switches S1, S2 and S3 are turnedOFF and
inductor L1 and L2 currents are zero. The equivalent circuitry
for this DCM mode is shown in Fig. 10. Throughout this
FIGURE 10. Equivalent circuit of DDTM converter in Mode IV (DCM)
(Switches S1, S2, and S3 are turned OFF).
mode, the inductor L1 and L2 energy is zero and capacitor C2
discharged through to load. Using (10) and (11), the value of
d3 is can be obtained as follows,
d3 =
(
V1(2d1 + d2)
V2 − 2V1
)
(12)
The average capacitor C2 current can be expressed as
follows,⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
IC2 = I
(max 2)
L1 d3Ts − 2I2TS
2Ts
= I
(max 2)
L1 d3
2
− I2
IC2 =
(√
L−11 V1
)2
(d2 + 2d1)2 TS
4 (V2 − 2V1) −
V2
R
(13)
At steady state, the average current through any capacitor
is zero. Therefore,{
V 21 (d2 + 2d1)2 Ts
4L (V2 − 2V1) =
V2
R
(14)
Using (14), the voltage gain for DCM is obtained as follows⎧⎨
⎩GDCM = V2V1 = 1 +
√
1 + (d2 + 2d1)
2
4χ
, χ = L/RTs
(15)
where, parameter χ is the normalized inductor time constant.
The plot of voltage gain in DCMversus duty ratio d1 and d2 is
shown in Fig. 11(a). It is noteworthy that the required voltage
gain in DCMof proposed converter can be achieved by select-
ing appropriate duty ratio d1 and d2. The region is shaded
in which the proposed converter provides a voltage gain in
the range 8 to 12. Further to explain Fig. 11(a) more clearly,
the effects of each duty ratio d1 and d2 on DCM voltage
gain are shown in Fig. 11(b) and 11(c). It is noteworthy that
Fig. 11(a) is combined version of Fig. 11(b) and Fig. 11(c).
In Fig. 11(b), the plot of voltage gain in DCM versus duty
ratio d1 is given by considering different values for duty
ratio d2. It is observed that in each case of Fig. 11(b), the volt-
age gain is increased if duty ratio d2 is constant and duty
ratio d1 is increased. When addition of d1 and d2 (i.e d1 +d2)
is constant in between 0 to 1, it is observed that the voltage
gain is increased if duty ratio d2 is decreased (The example
is shown for d1 + d2 = 0.9). In Fig. 11(c), the plot of voltage
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FIGURE 11. Plot voltage gain in DCM and effect of duty ratio (a) Plot of
voltage gain versus duty ratio d1 and d2, (b) voltage gain versus duty ratio
d1 by considering the different values for duty ratio d2, (c) voltage gain
versus duty ratio d2 by considering the different values for duty ratio d1.
gain in DCM versus duty ratio d2 is given by considering
different values for duty ratio d1. It is observed that in each
case of Fig. 11(c), the voltage gain is increased if duty ratio d1
is constant and duty ratio d2 is increased. When addition
of d1 and d2 (i.e d1 + d2) is constant in between 0 to 1, it is
observed that the voltage gain is decreased if duty ratio d1 is
decreased (The example is shown for d1 + d2 = 0.9).
Using (8) and (15), the boundary for CCM and DCM can
be obtained as follows,{
χB = (d2 + 2d1) (1 − d1 − d2)
2
4(2 − d2) (16)
where boundary normalized inductor time constant is χB.
In Fig. 12(a), the plot of χB versus duty ratio d1 is shown
by considering various value of duty ratio d2. This graph
FIGURE 12. Plot of boundary normalized inductor time constant
χB versus duty ratio (a) χB versus duty ratio d1 with considering various
value of duty ratio d2, (b) χB versus duty ratio d2 with considering
various value of duty ratio d1.
clearly explained the effect of duty ratio d1 on χB. It is inves-
tigated that after attaining the peak value there is decrement
in normalized inductor time constant χB when duty ratio d1
is increased. Moreover, at constant d1, the magnitude of χB is
reduced when duty ratio d2 is increases.
In Fig. 12(b), the plot of χB versus duty ratio d2 is shown by
considering various value of duty ratio d1. This graph clearly
explained the effect of duty ratio d2 on χB. It is investigated
that after attaining the peak value there is a decrement in
normalized inductor time constant χB when duty ratio d2 is
increased. Moreover, at constant d2, the magnitude of χB is
reduced when duty ratio d1 is increases.
The boundary surface of DCM and CCM is dependent on
duty ratios d1, d2, and χB. Hence, to understand the combined
effect of duty ratio d1, d2, and χB on boundary of DCM and
CCM, the surface plot of χB versus duty ratios d1 and d2 is
plot in Fig. 13(a). In Fig. 13(a), the area under the drawn
surface is DCM region and area outside the surface is CCM
region. Additionally, DCM region is shown in Fig. 13(b) by
varying duty ratio d1 for various values of duty ratio d2.
It is clearly visible that DCM region is reduced when the
value of duty ratio d2 is increased. It is also investigated
that the DCM region becomes narrow when the duty ratio d2
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FIGURE 13. DCM and CCM boundary and regions (a) surface plot of
normalized inductor time constant χB versus duty ratios d1 and d2,
(b) DCM regions by varying duty ratio d1 for various values of duty
ratio d2, (c)DCM regions by varying duty ratio d2 for various values of
duty ratio d1.
is increased and duty ratio d1 is constant. DCM region is
shown in Fig. 13(c) by varying duty ratio d2 for various
values of duty ratio d1. It is clearly visible that DCM region
is increased when the value of duty ratio d1 is increased from
0 to 0.33 and reduced when the value of duty ratio d1 is
increased beyond 0.33. It is also investigated that the DCM
region becomes narrow when the duty ratio d1 is increased
FIGURE 14. Equivalent circuit of DDTM converter with non-idealities.
and duty ratio d2 is constant. Hence, the DCM operation is
dependent on the both duty ratios d1 and d2, and χB. When
χB is higher than χ then DCM occurs for DDTM converter.
Nevertheless, the condition in order to operate converter in
CCM is as follows,{
(d2 + 2d1) (1 − d1 − d2)2
4(2 − d2) <
(
χ = L
RTs
)
(17)
III. EFFICIENCY INVESTIGATION OF DDTM CONVERTER
The non-idealities are considered in order to analyze the
efficiency of DDTM converter. The power circuit of DDTM
converter is shown in Fig. 14 with non-idealities. The series
resistances RL1 and RL2 are considered as non-ideality of
inductor L1 and L2, respectively. The resistance R1 is con-
sidered in series with input voltage as a non-ideality of
input voltage source. The switches S1, S2 and S3 non-
ideality is shown byON state resistanceRS1(ON ),RS2(ON ), and
RS3(ON ), respectively. For simplicity, non-ideality of diode D
is neglected. The diode D1 and D2 non ideality is shown
by forward resistance RF−D1, RF−D2 and threshold voltage
VD1−TH and VD2−TH , respectively.
A. MODE I [t0 TO t1]
The average current and voltage through/across inductor and
capacitor is obtained as follows,
I IC1 ≈ I I1 − I IL1 − I IL2; I IC2 ≈ −
(
V2R−1
)
V IL1 ≈ V1 − I IL1RL1 − I IS1RS1(ON )) − I I1R1
V IL2 ≈ V1 − I IL2(RL1 + RS2(ON )) − I I1R1
V IC1 ≈ V1 − I I1R1 − VD1−TH − I ID1(RF−D1) − I IS1RS1(ON )
⎫⎪⎪⎪⎪⎬
⎪⎪⎪⎪⎭
(18)
B. MODE II [t1 TO t2]
The average current and voltage through/across inductor and
capacitor is obtained as follows,
V IIL1 + V IIL2 = V1 − I IIL1(RL1 + RL2) − I II1
(
R1 + (RS3(ON )
)
I II1 = I IIL1 = I IIL2; I IIC2 ≈ −
(
V2R−1
)
}
(19)
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C. MODE II [t2 TO t3]
The average current and voltage of inductor and capacitor is
obtained as follows,
V IIIL1 + V IIIL2 = V1 + VC1 − V2
−
(
I IIIL1 (RL1 + RL2)+I III1 (R1 + RF−D2) + VD2−TH
)
I III1 = I IIIL1 = I IIIL2 ; I IIIC2 ≈ I III1 −
(
V2R−1
)
⎫⎪⎪⎬
⎪⎪⎭ (20)
To design the DDTM converter, identical inductor
L1 and L2 i.e (L = L1 = L2) are considered with same
effective series resistance RL1 = RL2 = RL−ESR. All the
control switches are identical and ON state resistance of all
the switches are same, that means RS1(ON ) = RS2(ON ) =
RS3(ON ) = RS(ON ). Identical diodes are considered with same
forward resistance RF−D1 = RF−D2 = RF−D and same
threshold voltage i.e means VD−TH = VD1−TH = VD2−TH .
Based on the consideration, (18)-(20) rewritten as follows,
I IC1 ≈ I I1 − I IL1 − I IL2; I IC2 ≈ −
(
V2R−1
)
V IL1 ≈ V IL2 ≈ V1 − I IL(RL−ESR + RS(ON )) − I I1R1
V IC1 ≈ V1 − I I1R1 − VD−TH − I ID1(RF−D) − I IS1RS(ON )
⎫⎪⎬
⎪⎭
(21)
V IIL1 + V IIL2 = V1 − I IIL1(2RL−ESR) − I II1
(
R1 + (RS(ON )
)
I II1 = I IIL1 = I IIL2; I IIC2 ≈ −
(
V2R−1
)
}
(22)
V IIIL1 + V IIIL2 = V1 + VC1 − V2
−
(
I III1 (2RL−ESR)+I III1 (R1 + RF−D) + VD−TH
)
I III1 = I IIIL1 = I IIIL2 ; I IIIC2 ≈ I III1 −
(
V2R−1
)
⎫⎪⎪⎬
⎪⎪⎭ (23)
The current through inductors L1 and L2 can be expressed
as follows,
d1TS∫
0
(
I IC2
)
dt+
d2TS∫
0
(
I IIC2
)
dt+
TS (1−d1−d2)∫
0
(
I IIIC2
)
dt = 0
IL = (1 − d1 − d2)−1V2R−1
⎫⎪⎪⎬
⎪⎪⎭
(24)
The output voltage is obtained as follows,
d1TS∫
0
(
V IL
)
dt +
d2TS∫
0
(
V IIL
)
dt +
TS (1−d1−d2)∫
0
(
V IIIL
)
dt = 0
V2
V1
=
{
(1 + d1) − VD−THV1 (1 − d1 − d2)
}
⎧⎪⎪⎨
⎪⎪⎩
2RSd1 + RSd2 + 2RL−ESR
+RF−D(1 + d1 − d2)
R(1−d1−d2)
⎫⎪⎪⎬
⎪⎪⎭+ (1 − d1 − d2)
+VC1
V1
⎫⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎬
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎭
(25)
where VC1/V1 is as follows,
VC1
V1
≈ 1 − I1R1 + VD−TH + ID1(RF−D) + IS1RS(ON )
V1
I1R1 = voltage drop across resistance R1
VD−TH + ID1(RF−D) = voltage drop across diode D1
IS1RS(ON ) = voltage drop across switch S1
⎫⎪⎪⎪⎬
⎪⎪⎪⎭
(26)
Let’s assume, power loss due to switching of switches
S1, S2, and S3 is PS1−SW , PS2−SW , and PS3−SW , respectively.
The total switching power loss PS−SW can be calculated as
follows,
PS−SW =
∑
i=1,2,3
PSi−SW = 1TS
⎛
⎝(tr1 + tf 1)(VS1×IS1)+(tr2 + tf 2)(VS2×IS2)
+(tr3 + tf 3)(VS3×IS3)
⎞
⎠
⎫⎬
⎭
(27)
where falling and rising switching time for switches
S1, S2, and S3 are represented by tf−S1, tf−S2, tf−S3, and
tr−S1, tr−S2, tr−S3, respectively. The average current and
voltage through/across switches is represented by IS1, IS2, IS3
and VS1, VS2, VS3, respectively. The total power at input and
output port is obtained as follows,
P1 = V1
⎛
⎝ IL1d1 + IL2d1 + IC1d1 + 12 IL1d2+1
2
IL2d2 + IL(1 − d1 − d2)
⎞
⎠+ PS−SW
P1 = V1V2 (1 + d1)R (1 − d1 − d2) + V1IC1d1 + PS−SW ,P2 = V
2
2 /R
⎫⎪⎪⎪⎬
⎪⎪⎪⎭
(28)
The efficiency of the DDTM converter is calculated as
follows,
η = V2/V1
(1+d1)
(1−d1−d2) +
2πV 21 C1d1
TS
+ PSW
⎫⎬
⎭ (29)
IV. COMPARISON OF DDTM WITH EXISTING CONVERTER
Table-1 tabulates the detail comparison of proposed DDTM
converter and existing converter. In [15], diode, capacitor and
switched inductor network is used with SEPIC and ZETA
converter to enhance the voltage gain. However, the voltage
gain is not enhanced with high factor although using multiple
capacitors and switched inductor network. In [28], three dif-
ferent converter circuitries (converter-1,2,3) are proposed by
using two switches and diode-capacitor network. However,
there is only slight improvement in voltage gain compared to
switched inductor boost converter though using two inductor
and capacitor network along with two switches. Moreover,
these converters operation is dependent on the single duty.
Therefore, these configurations are not suitable solution to
achieve higher voltage gain with wide range of duty ratio.
Compared to the proposed converter, the converter mentioned
in case 7 of table 1 utilizing one additional capacitor to lift
the voltage. If consider d = d1 + d2, theoretically, the gain
of the converter of case 7 provides a higher voltage gain.
However, in structure of the converter (case 7), extra clamping
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TABLE 1. DDTM converter comparison with recently proposed DC-DC converter for higher voltage.
stage (capacitor and diode) is utilized to boost the voltage;
it’s obvious utilization of additional reactive components
offer higher gain. Moreover, practically increasing the reac-
tive components and operate such a converter at a higher duty
ratio is not a feasible solution. Theoretically, using classical
boost converter (case 1) and existing converter (case 2 to 7)
which uses single duty ratio, very higher voltage gain can be
attained at duty ratio closer to unity (infinity at duty ratio= 1).
However, practically the converter suffer to achieve high step-
up voltage gain due to the effect of the series resistance
of capacitor and inductor, electromagnet interference (EMI),
and need high rating components and semiconductor devices.
Moreover, the switches of the converter (case 1 to 7 in table 1)
continuously ON when operates at higher duty ratio. Hence
there is requirement of large heat sink.
In [29], high gain converter is proposed with two induc-
tors, three switches and two types of duty ratios. However,
the converter provides a low voltage gain compared to pro-
posed DDTM converter. Moreover, among converters dis-
cussed in Table 1, the proposed DDTM converters provide
high gain at given duty ratio and have higher duty range and
required low voltage switches (except case 7; however, the
converter mentioned in case 7 is restricted by duty ratio). It is
noteworthy that the DDTM converter provides a option to
adjust voltage gain by selecting appropriate duty ratios which
is not possible from any converter (case 1 to 7) that is operated
on single duty ratio.
V. EXPERIMENTAL RESULTS
A. PROTOTYPE DESCRIPTION
The prototype is developed in the laboratory to investi-
gate and validate the performance and theoretical analysis
of the DDTM converter. The designed prototype is shown
in Fig. 15 and the parameters are shown in Table 2. The pro-
totype is built with considering the parameters: power 500W,
output/input voltage 400V/38V, and typical duty ratio d1 =
FIGURE 15. Designed prototype of proposed converter with power 500W.
∗DC input voltage is filter through capacitor 470uF/250V.
TABLE 2. Parameter of designed prototype.
50% and d2 = 35%. Two ferrite core identical induc-
tor L1 and L2 with inductance 500μH, capacitor C1 with
100μF/50V (two 50μF/50V capacitors in parallel), capac-
itor C2 with 100μF/450V (two 50μF/450V capacitors in
parallel), Flat-type heat sink for diodes (STTH30R04) and
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FIGURE 16. Block diagram of switching gate pulse generation scheme used for proposed DDTM converter.
switches FDP19N40 are used to design the circuitry of the
DDTM converter.
B. PULSE GENERATION SCHEME AND LOGIC
Fig. 16 depicts the block diagram of switching gate pulse
generation scheme which is used to test the performance of
the proposed converter at different set of duty ratios. The
switching gate pulse generation scheme is designed by using
multiplexer, comparator, logic, constant, and counter blocks.
The waveform associated with pulse generation scheme is
shown in Fig. 17. Two 8:1 multiplexers (Mux-1 and Mux-2)
are used to select the value of duty ratio. Four different values
(50%, 45%; 40%, 35%) are provided for the duty ratio d1 and
the required value is selected through Mux-1. Mux-2 is used
to select the value of d1+d2 from the given four different val-
ues (85%, 80%; 75%, 70%). Using counter block, sawtooth
carrier waveform is generated and compared with output of
Mux-1 to generate switching gate pulses (A in Fig. 17) for
switches S1 and S2. The output of Mux-2 is compared with
generated sawtooth carrier to generate pulse with duty ratio
d1 + d2 (C in Fig. 17). Finally, the waveform A is XOR with
waveform C to generate pulse (B in Fig. 17) for switch S3.
The 50kHz switching pulses with different 7 sets of duty
ratios (d1 = 50%, d2 = 35% (typical set); d1 = 45%,
d2 = 35%; d1 = 40%, d2 = 35%; d1 = 35%, d2 =
35%; d1 = 35%, d2 = 35%; d1 = 35%, d2 = 40%;
d1 = 35%, d2 = 45%; d1 = 35%, d2 = 50%) are
FIGURE 17. Waveform associated with pulse generation scheme.
generated using FPGA in order to investigate the effect duty
ratios on voltage gain, performance, and efficiency of the
DDTM converter. According to logic, switches S1 and S2
are turned ON with same switching pulse whereas switch S3
is turned ON when switches S1 and S2 are turned OFF.
Therefore, in mode I, switches S1, S2, and S3 are turned ON,
ON, OFF, respectively. In mode II, switches S1, S2, and S3
are turned OFF, OFF, ON, respectively. In mode-III; all the
switches S1, S2, S3 are turned OFF.
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FIGURE 18. Experimental results (a) input, output voltage (v1, v2) and input, output current (i1, i2), (b) inductor L1 and L2 (iL1 and iL2) currents and
input, output voltage (v1, v2), (c) input current (i1), output voltage (v2), inductor L1 and L2 current (iL1 and iL2), (d) capacitor C1 and C2 voltages,
inductor L1 and L2 (iL1 and iL2) currents, (e) voltage across switches S1, S2, S3, and inductor L1 current, (f) voltage across diode D1 and D2, input
current (i1), and output voltage (v2).
C. EXPERIMENTAL RESULTS AT TYPICAL DUTY RATIO
The above discussed pulse generation scheme is utilized to
generate two gate pulses; one for switch S1 and S2 with duty
ratio 50% (d1), and second for switch S3 with delay 50% of
TS (d1), and duty ratio 35% (d2).
Fig. 18(a) shows experimental observed waveforms of
input, output voltage (v1, v2) and input, output current
(i1, i2). The observed average values of input voltage (V1),
output voltage (V2), input current (I1), and output cur-
rent (I2) is 38.2V, 400.32V, 1.24A, 13.61A, respectively.
Fig. 18(b) shows experimental observed waveforms of induc-
tor L1 and L2 (iL1 and iL2) currents along with input, output
voltage (v1, v2). The observed average value of inductor L1
current (IL1), inductor L2 current (IL2) is 9.23A and 9.17A,
respectively. It is clearly visible that both inductors L1 and L2
are charged in mode I and mode II. In Fig. 18(b), it is prac-
tically seen that the magnetizing angles for both inductors in
mode II are nearly half of the magnetizing angles for both
inductors in mode I (i.e αI1 = 2αII1 = αI2 = 2αII2 ) which
is expected according to theory. It is noteworthy that both
the inductors are charging with same magnetizing angles
(i.e αI1 = αI2 and αII1 = αII2 ). It is clearly visible that both
inductors L1 and L2 are discharged in mode III with same
demagnetizing angle (i.e βIII1 = βIII2 ).
Fig. 18(c) shows experimental observed waveforms of
input current (i1), output voltage (v2), inductor L1 and L2
current (iL1 and iL2). It is clearly visible that the both inductor
currents (iL1 and iL2) in mode II and III are same as input
current. In starting mode I, the transient current observed in
the input current due to charging of capacitor C1 as shown
in Fig. 18(c). Fig. 18(d) shows experimental observed wave-
forms of capacitor C1 and C2 voltages along with inductor
L1 and L2 (iL1 and iL2) currents. The observed value of
capacitor C1 voltage (VC1), capacitor C2 voltage (VC2) is
37.7V, and 400.33V, respectively. It is notable that the voltage
across capacitorC1 is nearly equal to input and voltage across
capacitor C2 is equal to output voltage with is expected.
Fig. 18(e) shows experimental observed waveforms of volt-
age across switches S1, S2 and S3 along with inductor L1
current. The total average voltage across switch S1 is 38.07V.
The total average voltage across switch S2 is 39.4V. The
total average voltage across switches S3+diode D (VAB) is
38.39V, respectively. The voltage across diode D1 and D2,
input current and output voltage is shown in Fig. 18(f). The
total average voltage across diode D1 and D2 is −38.2V and
−326.9V, respectively. It is observed that the diodeD1 andD2
are forwards biased during mode I and III, respectively.
D. EXPERIMENTAL RESULTS WITH
REGULATION IN DUTY RATIO
At constant load R = 320
, duty ratio d2 = 35%, and input
voltage 38V; the duty ratio d1 is regulated from 50 to 35%
with the interval of 5% in order to investigate effect duty
ratio on voltage gain, performance, and efficiency of the
DDTM converter. The obtained waveform of input, output
voltage (v1, v2) and input, output current (i1, i2) is shown
in Fig. 19. When d1 = 50% and d2 = 35% (W in Fig. 19),
the average output voltage, output current, input current are
400.32V, 1.24A, and 13.61A, respectively. When d1 = 45%
and d2 = 35% (X in Fig. 19), the average output voltage,
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FIGURE 19. Experimental observed waveforms: input, output voltage (v1, v2) and input, output current (i1, i2), W: d1 = 50%,
d2 = 35%, X: d1 = 45%, d2 = 35%, Y: d1 = 40%, d2 = 35%, Z: d1 = 35%, d2 = 35%.
output current, input current are 305.67V, 0.95A, and 8.20A,
respectively. When d1 = 40% and d2 = 35% (Y in Fig. 19),
the average output voltage, output current, input current are
244.11V, 0.80A, and 5.62A, respectively. When d1 = 35%
and d2 = 35% (Z in Fig. 19), the average output voltage,
output current, input current are 205.11V, 0.64A, and 3.77A,
respectively.
At constant load R = 320
, duty ratio d1 = 35%,
and input voltage 38V; the duty ratio d2 is regulated from
35 to 50%with the interval of 5% in order to investigate effect
duty ratio on voltage gain, performance, and efficiency of the
DDTM converter. The obtained waveform of input, output
voltage (v1, v2) and input, output current (i1, i2) is shown
in Fig. 20. When d1 = 35% and d2 = 35% (W in Fig. 20),
the average output voltage, output current, input current are
205.11V, 0.64A, and 3.77A, respectively. When d1 = 35%
and d2 = 40% (X in Fig. 20), the average output volt-
age, output current, input current are 236.97V, 0.73A, and
4.95A, respectively. When d1 = 35% and d2 = 45%
(Y in Fig. 20), the average output voltage, output current,
input current are 282.83V, 0.88A, and 7.06A, respectively.
When d1 = 35% and d2 = 50% (Z in Fig. 20), the aver-
age output voltage, output current, input current are 358.2V,
1.08A, and 10.76A, respectively. Based on the experimental
investigation, the efficiency graphs are plots by considering
the regulation of duty ratio. Fig. 21(a) shows the plot of
efficiency versus power of DDTM converter where duty d1 is
varying and d2 is constant (35%). Fig. 21(b) shows the plot of
efficiency versus power of DDTM converter where duty d2 is
varying and d1 is constant (35%). Highest 95.47% efficiency
is reported at d1 = 50% and d2 = 35%. After conducting
several tests, 93.43% is observed average efficiency of
DDTM converter.
VI. FUTURE SCOPE-DIFFERENT CONTROL SCHEMES
The output voltage of proposed DDTM converter is based
on the two duty ratios d1 and d2. Owing to advantages of
two duty ratios, when the voltage changed the operation
of proposed converter can be controlled in three possible
ways 1) fixed duty ratio d1 and variation in duty ratio d2,
2) variation in duty ratio d1 and fixed duty ratio d2, and 3)
variation in both duty ratio d1 and d2.
A. CONTROL SCHEME-1: FIXED DUTY RATIO d1 AND
VARIATION IN DUTY RATIO d2
In this scheme, during perturbations of input voltage V1, the
output voltage V2 is controlled at constant value by variation
in duty ratio d2. The pulses associated this operation is shown
in Fig. 22, where duty ratio d2 is changed by +/−d2 to
achieve required output voltage V2. The value of +/−d2 is
based on the perturbation in input voltage −/+V1.
B. CONTROL SCHEME-2: FIXED DUTY RATIO d2 AND
VARIATION IN DUTY RATIO d1
In this scheme, during perturbations of input voltage V1, the
output voltage V2 is controlled at constant value by variation
in duty ratio d1. The pulses associated this operation is shown
in Fig. 23, where duty ratio d1 is changed by +/−d1
to achieve required output voltage V2. It is noticeable that
the duty ratio d2 is constant; however position is changed
according to new duty ratio d1. The value of +/−d1 is
based on the perturbation in input voltage −/+V1.
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FIGURE 20. Experimental observed waveforms: input, output voltage (v1, v2) and input, output current (i1, i2), W: d1 = 35%,
d2 = 35%, X: d1 = 35%, d2 = 40%, Y: d1 = 35%, d2 = 45%, Z: d1 = 35%, d2 = 50%.
FIGURE 21. Efficiency of the DDTM converter at the different set of duty
ratios (a) variation in duty ratio d1 with maintain constant load and duty
ratio d2 = 35%, (b) variation in duty ratio d2 with maintain constant load
and duty ratio d1 = 35%.
C. CONTROL SCHEME-3: VARIATION IN BOTH DUTY
RATIOS d1 AND d2
In this scheme, during perturbations of input voltage V1, the
output voltage V2 is controlled at constant value by vari-
ation in both duty ratios d1 and d2. The pulses associated
FIGURE 22. Gate pulses during control scheme-1 (A: gate pulse of
switches S1 and S2, B: changed in gate pulse of switch S3 when input
voltage is increased, C: changed in gate pulse for switch S3 when input
voltage is reduced).
this operation is shown in Fig. 24, where duty ratios d1
and d2 are changed by +/−d1 and +/−d2 to achieve
required output voltage V2. It is noticeable that the duty
ratios d1 and d2 is varied as well as the position of duty
ratio d2 is changed according to new duty ratio d1. The
value of +/−d1 and +/−d2 is based on the perturbation
in input voltage −/+V1. For this scheme, variation of
both duty ratios d1 and d2 can be possible in six different
ways (given in Table-3). It is noticeable that increment or
decrement in one duty ratio and decrement or increment in
another duty ratio also possible to achieved desired output
voltage.
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TABLE 3. Summery of possible control scheme during perturbation of input voltage.
FIGURE 23. Gate pulses during control scheme-2 (A: changed in gate
pulse of switch S1 and S2 when input voltage is increased, B: changed in
gate pulse of switch S1 and S2 when input voltage is reduced, C: changed
in position of gate pulse of switch S3 when input voltage is increased,
D: changed in position of gate pulse of switch S3 when input voltage is
reduced).
The control scheme-1 and scheme-2 can be called half
or independent control schemes. Since during perturbation
of input voltage v1, only one duty ratio is varied to achieve
required output voltage V2 and the value of another duty ratio
is fixed throughout the operations (d1 is fixed in scheme-1
and d2 is fixed in scheme-2). The control scheme-3 is called
full or dependent control schemes. During perturbation of
input voltage v1, the value of both duty ratio d1 and d2
is varied and dependent on each other throughout the
operation.
Due to high voltage gain, unidirectional power flow, wide
duty range operation, and flexibility in control and selection
of duty ratio, the proposed converter is more suitable and
good choice for 400V DC microgrid PV application.
Additional advantages could be a scenario in that, in future
the proposed converter provides an option that one may use
one duty ratio for MPPT tracking and another to control
output voltage.
FIGURE 24. Gate pulses during control scheme-3 (A: changed in gate
pulse of switch S1 and S2 when input voltage is increased, B: changed in
gate pulse of switch S1 and S2 when input voltage is reduced, C: changed
in position and duty ratio of gate pulse of switch S3 when input voltage is
increased, D: changed in position and duty ratio of gate pulse of
switch S3 when input voltage is reduced).
VII. CONCLUSION
A new Double-Duty-Triple-Mode (DDTM) converter is pro-
posed with high voltage gain for DC microgrid application.
The proposed converter topology is transformer-less and has
wide duty ratio range. The higher voltage gain is achieved
without employing any complex techniques like multiplier,
coupled inductor, and multiple lifting techniques. The operat-
ing principle, CCM and DCM characteristics waveform, and
efficiency analysis is presented in detail. The main advan-
tages of the DDTM converter is that the voltage gain is
adjusted by controlling two different duty ratios and thus,
offers wide operating duty range which is not possible
through any single switch converter. The DDTM converter is
compared with existing topologies and it is noteworthy that
the proposed converter provides a good choice to attain high
voltage with reduced voltage stress on semiconductor and
component count. The future scope and advantages of two
duty ratios in proposed circuit and its control is discussed.
The experimental results are presented which validate the
performance and theoretical analysis.
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